WHAT IS CLAIMED IS:

1	 A charge pump circuit comprising: 			
2	a first transistor;			
3	a first capacitor coupled to the first transistor;			
4	a second transistor coupled to the first transistor; and			
5	a second capacitor coupled to the second transistor, wherein the second			
6	transistor has a lower threshold voltage than the first transistor at a common source voltage			
1	2. The charge pump circuit of claim 1 further comprising:			
2	a third transistor coupled to the second transistor; and			
3	a third capacitor coupled to the third transistor, wherein the third transistor has			
3 4 7 7 7 3	a lower threshold voltage than the first transistor at a common source voltage.			
1	3. The charge pump circuit of claim 2 further comprising:			
2	a fourth transistor coupled to the third transistor; and			
] 3	a fourth capacitor coupled to the fourth transistor, wherein the fourth transistor			
	has a lower threshold voltage than the first transistor at a common source voltage.			
4	has a lower amended votage than the first transition at a common source votage.			
2	 The charge pump circuit of claim 3 further comprising: 			
2	a fifth transistor coupled to the fourth transistor; and			
3	a fifth capacitor coupled to the fifth transistor, wherein the fifth transistor has a			
4	lower threshold voltage than the first transistor at a common source voltage.			
1	5. The charge pump circuit of claim 3 further comprising four diode-			
2	connected transistors, wherein each diode-connection transistor is coupled to a gate of one of			
3	the first, second, third, and fourth transistors.			
1	6. The charge pump circuit of claim 4 further comprising:			
2	a sixth transistor coupled to the fifth transistor;			
3	a sixth capacitor coupled to the sixth transistor;			
4	a seventh transistor coupled to the sixth transistor;			
5	a seventh capacitor coupled to the seventh transistor;			
6	an eighth transistor coupled to the seventh transistor; and			
7	an eighth capacitor coupled to the eighth transistor, wherein the sixth, seventh,			
8	and eighth transistors each have a lower threshold voltages than the first transistor at a			
9	common source voltage.			

1

2

3

1

2

3

4

5 and

> 7 8

> 9

a common source voltage.

	7.	The charge pump circuit of claim 6 further comprising:
	a ninth	transistor coupled to the eighth transistor;
	a ninth	capacitor coupled to the ninth transistor;
	a tenth	transistor coupled to the ninth transistor;
	a tenth	capacitor coupled to the tenth transistor;
	an elev	renth transistor coupled to the tenth transistor; and
	an elev	renth capacitor coupled to the eleventh transistor, wherein the ninth,
tenth, and elev	enth tra	ansistors each have a lower threshold voltages than the first transistor a

- 8. The charge pump circuit of claim 7 further comprising:
- a twelfth transistor coupled to the eleventh transistor;
- a twelfth capacitor coupled to the twelfth transistor:
- a thirteenth transistor coupled to the twelfth transistor;
- a thirteenth capacitor coupled to the thirteenth transistor, wherein the twelfth and thirteenth transistors each have a lower threshold voltages than the first transistor at a common source voltage.
 - 9. The charge pump circuit of claim 8 further comprising:
 - a fourteenth transistor coupled to the thirteenth transistor;
 - a fourteenth capacitor coupled to the fourteenth transistor;
 - a fifteenth transistor coupled to the fourteenth transistor; and
- an fifteenth capacitor coupled to the fifteenth transistor, wherein the fourteenth and fifteenth transistors each have a lower threshold voltages than the first transistor at a common source voltage.
- 10. The charge pump circuit of claim 3 wherein the first and third capacitors are coupled to receive a first clock signal, and the second and fourth capacitors are coupled to receive a second clock signal.
 - 11. The charge pump circuit of claim 10 further comprising: a fifth capacitor coupled to the first transistor and a third clock signal; a sixth capacitor coupled to the second transistor and a fourth clock signal; a seventh capacitor coupled to the third transistor and the third clock signal;

6		an eighth capacitor coupled to the fourth transistor and the fourth clock signal.
1		12. A method for receiving an input voltage and providing a boosted
2	output voltag	e, the method comprising:
3		increasing a first voltage at a first capacitor;
4		coupling the first capacitor to a second capacitor through a first transistor;
5		increasing a second voltage at the second capacitor; and
6		coupling the second capacitor to a third capacitor through a second depletion
7	transistor.	
1		13. The method of claim 12 further comprising:
2		increasing a third voltage at the third capacitor;
3		coupling the third capacitor to a fourth capacitor through a third depletion
Ā	transistor;	
3		increasing a fourth voltage at the fourth capacitor; and
6		coupling the fourth capacitor to a fifth capacitor through a fourth deletion
7	transistor.	
		14. The method of claim 13 further comprising:
.7		increasing a fifth voltage at the fifth capacitor;
Q		coupling the fifth capacitor to a sixth capacitor through a fifth depletion
4	transistor;	osapang no mai sapastor to a sixta sapastor though a mar depiction
5		increasing a sixth voltage at the sixth capacitor; and
6		coupling the sixth capacitor to a seventh capacitor through a sixth depletion
7	transistor.	to a solution of the capacitor and a sixth depletion
1		15. The method of claim 14 further comprising:
2		increasing a seventh voltage at the seventh capacitor;
3		coupling the seventh capacitor to a eighth capacitor through a seventh
4	depletion trai	sistor;
5		increasing an eighth voltage at the eighth capacitor; and
6		coupling the eighth capacitor to a ninth capacitor througl a eighth depletion
7	transistor.	
1		16. The method of claim 15 further comprising:
2		increasing a ninth voltage at the ninth capacitor;

7
1
2
3
4
5
1
2
3
4

3		coupling the ninth capacitor to a tenth capacitor through a ninth depletion	
4	transistor;		
5		increasing a tenth voltage at the tenth capacitor; and	
6		coupling the tenth capacitor to an eleventh capacitor through a tenth depletion	
7	transistor.		
1		17. The method of claim 16 further comprising:	
2		increasing an eleventh voltage at the eleventh capacitor;	
3		coupling the eleventh capacitor to a twelfth capacitor through an eleventh	
4	depletion tran		
5	•	increasing a twelfth voltage at the twelfth capacitor; and	
6		coupling the twelfth capacitor to a thirteenth capacitor through a twelfth	
	depletion tran		
1		18. The method of claim 14 wherein the first transistor has a greater	
2	threshold voltage than the second, third, fourth, fifth and sixth transistors at a common source		
3	voltage.		
1		19. The method of claim 13 further comprising:	
2		providing a first clock signal to the first and third capacitors; and	
		providing a second clock signal to the second and the fourth capacitors.	
1		20. The method of claim 19 further comprising:	
2		coupling a gate and a drain/source of the first transistor through a fifth	
3	transistor in re	esponse to the first clock signal;	
4		providing a third clock signal to fifth and sixth capacitors coupled to gates of	
5	the first and the	aird transistors;	
6		coupling a gate and a drain/source of the second transistor through a sixth	
7	transistor in response to the second clock signal;		
8		providing a fourth clock signals to sixth and seventh capacitors coupled to	
9	gates of the se	cond and fourth transistors; and	
0		coupling a gate and a drain/source of the third transistor through a seventh	
1	transistor in re	esponse to the first clock signal.	
1		21. A charge pump circuit comprising:	

a first stage comprising a first depletion field-effect transistor;

3		a second	I stage comprising a second depletion field-effect transistor, the	
4	second stage being coupled to the first stage;			
5	a first capacitor coupled to the first stage; and			
6		a second	d capacitor coupled to the second stage.	
1		22.	The charge pump circuit of claim 21 further comprising:	
2		a third s	tage comprising a third depletion field-effect transistor, the third stage	
3	being coupled	pled to the second stage;		
4		a fourth	stage comprising a fourth depletion field-effect transistor, the fourth	
5	stage being co		the third stage;	
6	-	a third o	capacitor coupled to the third stage; and	
<u>†</u> 7		a fourth	capacitor coupled to the fourth stage.	
Л П1		23.	The charge pump circuit of claim 22 further comprising:	
2		a fifth s	tage comprising a fifth depletion field-effect transistor, the fifth stage	
3	being coupled to the fourth stage;			
4		a sixth	stage comprising a sixth depletion field-effect transistor, the sixth stage	
	being coupled to the fourth stage;			
<u></u> 6		a fifth o	capacitor coupled to the fifth stage; and	
1 1 2 3 4 5 1 7		a sixth	capacitor coupled to the sixth stage.	
1		24.	The charge pump circuit of claim 23 further comprising:	
2		a sever	th stage comprising a seventh depletion field-effect transistor, the	
3	seventh stage	e being co	oupled to the sixth stage;	
4		an eigh	th stage comprising an eighth depletion field-effect transistor, the	
5	eighth stage	being cou	pled to the seventh stage;	
6		a sever	nth capacitor coupled to the seventh stage; and	
7		an eigh	th capacitor coupled to the eighth stage.	
1		25.	The charge pump circuit of claim 24 further comprising:	
2		a ninth	stage comprising a ninth field-effect transistor, the ninth stage being	
3	coupled to th			
4		a tenth	stage comprising a tenth depletion field-effect transistor, the tenth stage	
5	being coupled to the ninth stage;			

	an ele	venth stage comprising an eleventh field-effect transistor, the eleventh	
stage being c	stage being coupled to the tenth stage;		
	a nintl	a capacitor coupled to the ninth stage;	
	a tenth	capacitor coupled to the tenth stage; and	
	an eleventh capacitor coupled to the eleventh stage.		
	0.0		
	26.	The charge pump circuit of claim 22 wherein the first and third	
		d to receive a first clock signal, and the second and fourth capacitors are	
coupled to re	ceive a s	econd clock signal.	
	27.	The charge pump circuit of claim 26 further comprising:	
	a fifth	capacitor coupled to a gate of the first depletion transistor;	
		capacitor coupled to a gate of the second depletion transistor;	
		nth capacitor coupled to a gate of the third depletion transistor; and	
		th capacitor coupled to a gate of the fourth depletion transistor, wherein	
the fifth and s		capacitors are coupled to receive a third clock signal, and the sixth and	
		coupled to receive a fourth clock signal.	
	28.	The charge pump circuit of claim 27 further comprising:	
	a fifth	transistor coupled across two terminals of the first transistor and to the	
first capacitor	;		
	a sixth	transistor coupled across two terminals of the second transistor and to	
the second ca	pacitor;		
	a sever	nth transistor coupled across two terminals of the third transistor and to	
the third capa	citor; an	d	
	an eigh	th transistor coupled across two terminals of the fourth transistor and to	
the fourth cap	acitor.		
	20	Action to the control of the control	
	29.	An integrated circuit comprising:	
		mmable logic circuitry; and	
	a charg	e pump circuit comprising:	
		first and second stages coupled together,	
		a first capacitor coupled to the first stage, and	
		a second capacitor coupled to the second stage, wherein the second	
stage compris	ing a dep	oletion transistor.	